## AMENDMENTS TO THE CLAIMS

## **List of Claims**



- 1. (Currently Amended) A processing system including a processor, a main memory, and a an on-chip cache located on the same die as the processor configured to receive data from an address of the main memory upon a request for the data by the processor, the processing system comprising a crossbar interface between the processor and the on-chip cache.
- 2. (Currently Amended) The processing system of claim 1 wherein the main memory is controlled by a memory controller, <u>and</u> the crossbar interface <u>is</u> configured to link the memory controller, the processor and the cache.
- 3. (Original) The processing system of claim 1 wherein the crossbar interface comprises a plurality of ports via which the cache and the processor are linked based on the main memory address.
- 4. (Original) The processing system of claim 1 wherein the processor is configured to associate at least one main memory address range with the cache.
- 5. (Original) The processing system of claim 4 wherein the processor is linked with the cache based on an address range stored in the processor and corresponding to a range of addresses of the main memory mapped to the cache.
- 6. (Original) The processing system of claim 1 wherein at least one range of addresses of the main memory is mapped to the cache.



- 7. (Original) The processing system of claim 1 further comprising a plurality of caches, the processor comprising an address range table wherein each address range is associated with a cache.
- 8. (Original) The processing system of claim 7 wherein the address range table is programmable to change at least one of an address range and a cache associated with the processor.
- 9. (Original) The processing system of claim 1 further comprising a plurality of caches, the processor comprising a plurality of address ranges and module identifiers corresponding to the caches.
- 10. (Currently Amended) The processing system of claim 9 wherein the crossbar interface comprises a plurality of ports, <u>and</u> the crossbar interface <u>is</u> configured to link a cache with the processor via a port associated with an address range in the main memory.
- 11. (Original) The processing system of claim 1 wherein the crossbar interface is configured to return the data requested by the processor to the cache and the processor in parallel.
- 12. (Original) The processing system of claim 1 wherein the crossbar interface comprises at least one crossbar.
- 13. (Original) The processing system of claim 1 further comprising a plurality of processors linked with the cache via the crossbar interface.
- 14. (Currently Amended) A processing system comprising a plurality of processors on the same die, a main memory, a plurality of onchip caches located on the same die as the plurality of processors, and a

X

crossbar interface linking the <u>on-chip</u> caches and the processors, each cache configured to receive data from a range of the main memory upon a request for the data by one of the processors.

- 15. (Original) The processing system of claim 14 wherein the processors are configured to share at least one of the caches via the crossbar interface.
- 16. (Original) The processing system of claim 14 wherein the crossbar interface links one of the caches and one of the processors based on a module identifier supplied by the processor.
- 17. (Original) The processing system of claim 16 wherein the module identifier is associated by the supplying processor with a main memory address range.

## 18. (Canceled)

- 19. (Original) The processing system of claim 14 further comprising at least one memory controller configured to send data from the main memory to a receiving cache and a requesting processor at the same time.
- 20. (Currently Amended) A method for configuring a multi-processor processing system comprising the steps of:

providing a plurality of processors and a plurality of on-chip caches on the same die;

mapping a plurality of main memory address ranges to a-the plurality of caches;

mapping the caches to a plurality of processors; and linking the processors and the caches using a crossbar interface.



- 21. (Original) The method of claim 20 further comprising the step of configuring a processor to interface with a cache to which is mapped a main memory address range addressable by the processor.
- 22. (Original) The method of claim 20 wherein the step of mapping the caches to a plurality of processors comprises associating, in a processor, a main memory address range with a module identifier for a cache.
- 23. (Original) The method of claim 20 wherein the step of mapping the caches to a plurality of processors comprises mapping a cache to more than one processor.
- 24. (Original) The method of claim 20 further comprising the step of changing a size of a cache, said step performed without changing the crossbar interface.
- 25. (Original) The method of claim 20 further comprising the step of configuring the processing system on a single die.
- 26. (Original) The method of claim 20 wherein the step of mapping the caches to a plurality of processors comprises mapping more than one cache to one processor.

<re>ainder of page intentionally left blank>